

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/700,236	05/09/2001	Xiong Zhang	83973/269224	3694
7590 09/28/2004			EXAMINER	
David H Jaffer Pillsbury Winthrop			SONG, MATTHEW J	
2550 Hanover Street Palo Alto, CA 94304-4040			ART UNIT	PAPER NUMBER
			1765	
			DATE MAILED: 00/28/2004	•

Please find below and/or attached an Office communication concerning this application or proceeding.

Application No. Applicant(s)  09/700,236 ZHANG ET AL.  Examiner Art Unit  Matthew J Song 1765
Office Action Summary Examiner Art Unit  Matthew J Song 1765
Matthew J Song 1765
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).  Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).
Status
1)⊠ Responsive to communication(s) filed on 14 July 2004.
2a) ☐ This action is <b>FINAL</b> . 2b) ☐ This action is non-final.
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.
Disposition of Claims
4)⊠ Claim(s) <u>1-14</u> is/are pending in the application.
4a) Of the above claim(s) is/are withdrawn from consideration.
5) Claim(s) is/are allowed.
6)⊠ Claim(s) <u>1-14</u> is/are rejected.
7) Claim(s) is/are objected to.
8) Claim(s) are subject to restriction and/or election requirement.
Application Papers
9) The specification is objected to by the Examiner.
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.
Priority under 35 U.S.C. § 119
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:
<ol> <li>Certified copies of the priority documents have been received.</li> </ol>
2. Certified copies of the priority documents have been received in Application No
3. Copies of the certified copies of the priority documents have been received in this National Stage
application from the International Bureau (PCT Rule 17.2(a)).
* See the attached detailed Office action for a list of the certified copies not received.
Attachment(s)
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 4) Interview Summary (PTO-413) Paper No(s)/Mail Date
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date  5) Notice of Informal Patent Application (PTO-152) Cheer:

Art Unit: 1765

#### **DETAILED ACTION**

## Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

2. Claims 1-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakamura (US 5,290,393) in view of Tischler et al (US 5,679,152) and Tischler et al ("Defect Reduction in GaAs epitaxial layers using GaAsP-InGaAs strained layer superlattice").

Nakamura teaches forming a buffer layer of Ga<sub>x</sub>Al<sub>1-x</sub>N on a substrate at a first temperature and forming an epitaxial layer of a gallium nitride based compound on the buffer at a second temperature (col 4, ln 1-10). Nakamura also teaches AlN, which is grown at a low temperature, is a polycrystalline layer and when the temperature of the substrate is increased to about 1000°C in order to form GaN (col 4, ln 40-55), the polycrystalline layer partially becomes monocrystalline, this reads on applicant's intermediate buffer layer partially recrystalizes at said

Art Unit: 1765

temperature. Nakamura also teaches the temperature of epitaxial growth is 900-1150°C and the temperature for the polycrystalline buffer layer is 200-900°C (col 5, ln 50-60 and col 6, ln 15-25). Nakamura also teaches forming a p-type or n-type GaN epitaxial layer (col 6, ln 1-15). Nakamura also teaches growing the buffer layer and the epitaxial layer using MOCVD (col 1, ln 1-67 and Example 1).

Nakamura teaches forming a single buffer layer. Nakamura does not teach forming a MOCVD periodic or non-periodic amorphous or polycrystalline intermediate multi-layered buffer having at least three layers with each layer having a thickness in the range of 2nm-6nm on a substrate in which the layers alternate between at least two types of compound semiconductors A and B different from each other in lattice constant, energy band gap, layer thickness and composition.

In a method of making GaN single crystals, Tischler et al teaches dislocations araisng from lattice mismatch are reduced in GaN layers by using buffer layers which may be a single compound, a compositionally graded layer structure or a superlattice structure comprising alternating layers A and B, where A and B are selected from GaN, AlN, and InN and alloys of SiC with these nitrides, this reads on applicant's A and B different in lattice constant, energy band gap and composition. Tischler et al also teaches the strained superlattice can comprise 5 to 200 alternating A and B layers. Tischler et al also teaches by using such superlattices, it is possible to force misfit dislocations to the edge of the substrate instead of permitting them to propagate up into the growing layer and such superlattice buffer layers have been characterized previously (col 4, ln 1-67). It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify Nakamura by using a superlattice buffer, as taught by

Art Unit: 1765

Tischler et al, to reduce lattice mismatch by forming misfit dislocations to the edge of the substrate.

The combination of Nakamura and Tischler et al does not teach the thickness of each layer is 2 nm to 6 nm and layers A and B have a different thickness.

In a method of defect reduction in epitaxial layers using superlattices, Tischler et al teaches a superlattice is constructed of layers with different lattice constants such that layers are alternately under compression and tension. Tischler et al also teaches the layers are thinner than a maximum thickness such that the strain in accommodated elastically, but greater than a minimum thickness required for "bending over" the dislocations, this is a teaching that the thickness of the layers of the superlattice are result effective variables. Tischler et al also teaches a ten period superlattice buffer (SLB) grown using MOCVD at a growth temperature of 630°C. It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify the combination of Nakamura and Tischler et al ('152) by optimizing the thickness of each layer of the superlattice, as taught by Tischler et al to obtain different thickness of each layer between 2 and 6nm to prevent dislocation propagation from the substrate.

Referring to claim 2, the combination of Nakamura, Tischler et al ('152) and Tischler et al teaches a p-type or n-type epitaxial layer ('393 col 6, ln 1-10).

Referring to claim 3-4, the combination of Nakamura, Tischler et al ('152) and Tischler et al teaches using MOCVD to grow the buffer layers ('393 Example 1 and Tischler pg 294).

Referring to claims 5 and 11, the combination of Nakamura, Tischler et al ('152) and Tischler et al teaches using GaN, AlN and InN.

Art Unit: 1765

Referring to claim 6, the combination of Nakamura, Tischler et al ('152) and Tischler et al teaches a sapphire substrate ('152 col 2, ln 40-50 and '393 Example 1).

Referring to claim 7, the combination of Nakamura, Tischler et al ('152) and Tischler et al teaches the polycrystalline buffer is formed at 200-900°C ('393 col 6, ln 10-25 and Tischler pg 294).

Referring to claims 8, 13 and 14, the combination of Nakamura, Tischler et al ('152) and Tischler et al does not teach the thickness of 24 nm and 3 period of AB units or the buffer thickness is less than 48 nm or 96 nm. The thickness of each buffer layer and the total buffer layer thickness is well known in the art to be a result effective variable, as evidenced by Nakamura (col 5, ln 45-55) and Tischler et al (pg 294). Therefore, it would have been obvious to a person of ordinary skill in the art at the time of the invention to modify the combination of Nakamura, Tischler et al ('152) and Tischler et al by optimizing the thickness of the superlattice buffer by conducting routine experimentation of a result effective variable to obtain the claimed thickness. Furthermore, where the general conditions of a claim are disclosed in the prior art, it is not inventive to discover the optimum or workable ranges by routine experimentation. (In re Aller, 220 F.2d 454, 456, 105 USPQ 233, 235(CCPA 1955)).

Referring to claims 9-10, the combination of Nakamura, Tischler et al ('152) and Tischler et al teaches GaN, AlN or InN ('152 col 4, ln 35-50).

3. Claims 1-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Koide et al (US 6,040,588).

Art Unit: 1765

Koide et al discloses a method of making a semiconductor device, where a 3.5 nm thick barrier layer 5a made of GaN is formed at 900°C, by MOVPE, this reads on applicant's MOCVD, and a 3.5 nm thick quantum well layer 5b made of  $In_{0.16}Ga_{0.84}N$  is formed at  $750^{\circ}C$ and by repeating this process, five layers of barrier layers and five layers of quantum well layers are obtained, this reads on applicant's periodic or non-periodic buffer. Koide et al also discloses by adjusting the reaction time, the thickness of the barrier layers and quantum well layers are adjusted (col 6, ln 1-67). Koide et al also discloses it is preferred that the thickness of the quantum well layer is 3 to 5 nm and the thickness of the barrier layer is set to 3nm or more (col 5, ln 20-67), overlapping ranges are held to be obvious (MPEP 2144.05). Koide et al also teaches luminous intensity changes with the thickness of the quantum well layer, this is a teaching that thickness is a result effective variable (col 5, ln 1-20). Koide et al also discloses a 30 nm thick magnesium doped layer 7a made of p-Al<sub>0.15</sub>Ga<sub>0.85</sub>N is formed by keeping the temperature at 1000°C (col 6, ln 60-67). Koide et al also discloses a light emitting layer 5 is formed by laminating a 3.5 nm thick barrier layer 5a of GaN and a 3.5 nm thick quantum well layer 5b of  $In_{0.16}Ga_{0.84}N$  and the thickness of the quantum well layer is varied to 10 nm, 7nm, 5nm and 3 nm (col 4, ln 25 to col 5, ln 20). Koide et al also discloses a sapphire substrate 1.

Koide et al is silent to the multi-layered buffer is amorphous or polycrystalline.

Nakamura (US 5,290,393) teaches growing a polycrystalline buffer layer of GaAlN at a temperature of about 200-900°C (col 6, ln 15-25) and growing an epitaxial layer of a gallium nitride based semiconductor at a temperature of 900-1150°C (col 5, ln 55-60). The buffer taught by Koide et al is inherently amorphous or polycrystalline because of the low temperatures, 900°C and 750°C, employed by Koide et al during the lattice growth.

Art Unit: 1765

Koide et al is also silent to the intermediate buffer partially recrystallizes at the higher temperature, thereby relieving lattice strain and facilitating improved crystalline quality. Koide et al teaches increasing temperature to 1000°C during epitaxial growth, as applicant; therefore the buffer inherently recrystallizes because a similar temperature will produce similar results.

Furthermore, Nakamura et al (US 5,290,393) teaches a polycrystalline layer of AlN is partially crystallized when heated to 1000°C to from an epitaxial GaN layer.

Koide et al teaches the thickness of the quantum well layer is 3 to 5 nm and the thickness of the barrier layer is set to 3nm or more. Koide et al does not teach a thickness in the range from 2 nm to 6 nm. Overlapping ranges are held to be obvious (MPEP 2144.05).

Referring to claim 1, Koide et al teaches compound semiconductor layers of GaN with a thickness of 3.5 nm and In<sub>0.16</sub>Ga<sub>0.84</sub>N with a thickness of 10 nm, 7nm, 5nm and 3 nm, which inherently have different lattice constants and energy band gaps.

Referring to claim 2, Koide et al teaches a p- $Al_{0.15}Ga_{0.85}N$  layer is formed by keeping the temperature at  $1000^{\circ}C$ .

Referring to claim 3-4, Koide et al teaches MOVPE, this reads on applicant's MOCVD.

Referring to claim 6, Koide et al teaches a sapphire substrate 1.

Referring to claim 7, Koide et al does not teach the claimed temperature. Temperature is well known in the art to be a result effective variable. Therefore, it would have been obvious to a person of ordinary skill in the art at the time of the invention to modify Koide et al by optimizing the temperature to obtain the claimed temperature by conducting routine experimentation. Furthermore, where the general conditions of a claim are disclosed in the prior art, it is not

Art Unit: 1765

inventive to discover the optimum or workable ranges by routine experimentation. (In re Aller, 220 F.2d 454, 456, 105 USPQ 233, 235(CCPA 1955)).

Referring to claim 8, Koide et al teaches five, 3.5 nm quantum layers and five, 3.5 nm barrier layers and the total thickness can be determined to be 35 nm. Koide et al does not teach 3 periods or repeating AB units and a total layer thickness is approximately 24 nm. It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify Koide et al by optimizing the number of period and thickness by conducting routine experimentation.

Referring to claim 10, Koide et al teaches In<sub>0.16</sub>Ga<sub>0.84</sub>N and GaN.

Referring to claim 13-14, Koide et al teaches five, 3.5 nm quantum layers and five, 3.5 nm barrier layers and the total thickness can be determined to be 35 nm. Overlapping ranges are held to be obvious (MPEP 2144.05).

### Response to Arguments

- 4. Applicant's arguments, see page 6, lines 3-14 of the remarks, filed on 7/14/2004, with respect to the combination of Razeghi and Shakuda have been fully considered and are persuasive. The rejection of claims 1-14 has been withdrawn. Razeghi does not teach an amorphous or polycrystalline buffer layer structure.
- 5. Applicant's arguments, see page 6, lines 16-23, filed on 7/14/2004, with respect to claims 1-14 have been fully considered and are persuasive. The rejection of claims 1-14 has been withdrawn. Schetzina does not teach an amorphous or polycrystalline buffer layer structure.

Art Unit: 1765

6. Applicant's arguments with respect to claims 1-14 have been considered but are most in view of the new ground(s) of rejection.

### Conclusion

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Tews et al (US 5,980,631) teaches superlattice structures as buffer layers, such as an alternating sequence of thin layers of AlGaN and GaN (col 1, ln 30-40).

Tews (DE 19652548) is a 102(b) equivalent to Tews et al (US 5,980,631).

8. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Art Unit: 1765

9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Matthew J Song whose telephone number is 571-272-1468. The examiner can normally be reached on M-F 9:00-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nadine Norton can be reached on 571-272-1465. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Matthew J Song Examiner Art Unit 1765

MJS

NADINE G. NORTON NADINE G. NORTON SUPERVIBORY PATENT EXAMINER